

FIG. 1
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4A





FIG. 4B



6/30
FIG. 4C

| INSTRUCTION | OPERATION | DESCRIPTION |
|-----------------------------------|---|---|
| TRANSFER TYPE INSTRUCTIONS | | |
| TSI | TRANSFER SYSTEM INBOUND | LOAD CONTROL PARAMETERS FOR INBOUND TRANSFER FROM SDB TO INBOUND FIFO. |
| TCI | TRANSFER CORE INBOUND | LOAD CONTROL PARAMETERS FOR INBOUND TRANSFER FROM INBOUND FIFO TO A CORE MEMORY. |
| TSO | TRANSFER SYSTEM OUTBOUND | LOAD CONTROL PARAMETERS FOR OUTBOUND TRANSFER FROM OUTBOUND FIFO TO SDB. |
| TCO | TRANSFER CORE OUTBOUND | LOAD CONTROL PARAMETERS FOR OUTBOUND TRANSFER FROM CORE MEMORY TO OUTBOUND FIFO. |
| BRANCH TYPE INSTRUCTIONS | | |
| JMPcc | JUMP (PC-RELATIVE) CONDITIONAL | CONDITIONAL BRANCH TO A TPC-RELATIVE INSTRUCTION ADDRESS. |
| JMPDcc | JUMP (ABSOLUTE) CONDITIONAL | CONDITIONAL BRANCH TO AN ABSOLUTE TRANSFER INSTRUCTION ADDRESS (32 BIT). |
| CALLcc | CALL (PC-RELATIVE) CONDITIONAL | CONDITIONAL CALL. SAVE CURRENT TPC TO THE LINK PC (LINKPC) AND BRANCH TO A TPC-RELATIVE INSTRUCTION ADDRESS. |
| CALLDcc | CALL (ABSOLUTE) CONDITIONAL | CONDITIONAL CALL. SAVE CURRENT TPC TO THE LINK PC (LINKPC) AND BRANCH TO AN ABSOLUTE INSTRUCTION ADDRESS 32-BIT). |
| RETcc | RETURN CONDITIONAL | CONDITIONAL RETURN FROM CALL. RESTORE TPC FROM LINKPC AND FETCH THE NEXT INSTRUCTION FROM THE RESTORED ADDRESS. |
| STATE CONTROL TYPE INSTRUCTIONS | | |
| RESTART | RESUME TRANSFER | RESTART SPECIFIED TRANSFER UNITS (CTU AND/OR STU). |
| CLEAR | CLEAR TRANSFER UNIT | SET STU, CTU OR BOTH TO AN INACTIVE STATE. |
| NOP | NO OPERATION | NO OPERATION (SKIP THIS INSTRUCTION) |
| SYNCHRONIZATION TYPE INSTRUCTIONS | | |
| SIGNALcc | SIGNAL INTERRUPT, MESSAGE OR SEMAPHORE | SIGNAL WHEN A SEMAPHORE CONDITION IS TRUE. ALLOWS GENERAL CONDITIONAL SIGNALING USING INTERRUPTS, MESSAGE, OR SEMAPHORE UPDATES. |
| WAITcc | WAIT FOR SEMAPHORE CONDITION | WAIT WHILE A SEMAPHORE CONDITION IS TRUE. PROVIDES ATOMIC UPDATE. |
| LOAD TYPE INSTRUCTIONS | | |
| PEXLAT | LOAD PE TRANSLATE TABLE | LOAD PE ID TRANSLATION TABLE. THIS TABLE IS USED DURING PE ADDRESSING MODES TO TRANSLATE PE ADDRESS BITS |
| BITREV | LOAD "BIT-REVERSED" INDEX TRANSLATE TABLE | LOAD CONFIGURATION BITS WHICH SPECIFY AN ADDRESS TRANSLATION SUPPORTING BIT REVERSAL OF INDICES FOR FFT COMPUTATIONS. |
| LIMEAR | LOAD EAR REGISTERS | LOADS EVENT-ACTION REGISTERS WITH IMMEDIATE VALUES. SETS UP CONDITIONS WHICH WILL TRIGGER SPECIFIED SIGNALING ACTIONS IN THE FORM OF INTERRUPTS, MESSAGES AND/OR SEMAPHORE UPDATES. |
| LINGR | LOAD IMMEDIATE GENERAL REGISTER | LOADS ONE OR MORE GENERAL REGISTERS (GR0-GR3) WITH IMMEDIATE VALUES. |
| LINSEM | LOAD SEMAPHORE REGISTERS | THIS INSTRUCTION ALLOWS LOADING OF SEMAPHORE REGISTERS WITH IMMEDIATE VALUES. |

FIG. 4D





FIG. 4E



8/30
FIG. 4F1

496

| NAME | SYSTEM ADDRESS | DESCRIPTION |
|---------------------------|---------------------|---|
| | TRANSFER CONTROLLER | |
| BASE ADDRESS (EXAMPLE) | 0x00708000 | |
| | REGISTER OFFSET | |
| RESUME | 0x03 | WRITE-ONLY ADDRESS. CAUSES THE TRANSFER CONTROLLER TO RESUME FETCHING AND DECODING INSTRUCTIONS WHEN IT IS IN THE WAIT STATE DUE TO A WAIT INSTRUCTION. THIS COMMAND OVERRIDES ANY CONDITION SPECIFIED IN THE WAIT INSTRUCTION. |
| 497 CLEAR | 0x04 | WRITE-ONLY ADDRESS. CLEARS BOTH STU AND CTU OF TRANSFER PARAMETERS AND PLACES THEM IN THE INACTIVE STATE. |
| CLEARSTU | 0x05 | WRITE-ONLY ADDRESS. CLEARS STU OF TRANSFER PARAMETERS AND PLACES IT INTO THE INACTIVE STATE |
| CLEARCTU | 0x06 | WRITE-ONLY ADDRESS. CLEARS CTU OF TRANSFER PARAMETERS AND PLACES IT INTO THE INACTIVE STATE. |
| 498 RESTART | 0x07 | WRITE-ONLY ADDRESS. CAUSE BOTH STU AND CTU TO PERFORM A RESTART. IF EITHER TRANSFER UNIT HAS A ZERO CURRENT TRANSFER COUNT, THEN IT CURRENT COUNT IS RELOADED FROM ITS INITIAL TRANSFER COUNT. THE CURRENT TRANSFER PARAMETERS ARE USED TO RESTART AND CONTINUE THE TRANSFER, AND ALL OTHER PARAMETERS REMAIN THE SAME. |
| 501 RESTARTSTU | 0x08 | WRITE-ONLY ADDRESS. CAUSE STU TO PERFORM A RESTART. IF THE STC IS ZERO, RELOAD FROM ISTC. IF CTC HAS NON-ZERO TRANSFER COUNT, THEN CONTINUE TRANSFER. IF CTC HAS ZERO TRANSFER COUNT, REMAIN IN CURRENT TRANSFER STATE. |
| RESTARTCTU | 0x09 | WRITE-ONLY ADDRESS. CAUSE CTU TO PERFORM A RESTART. IF THE CTC IS ZERO, RELOAD FROM ICTC. IF STC HAS NON-ZERO TRANSFER COUNT, THEN CONTINUE TRANSFER. IF STC HAS ZERO TRANSFER COUNT, REMAIN IN CURRENT TRANSFER STATE. |
| RESET | 0x20 | WRITE-ONLY ADDRESS. CAUSES RESET OF TRANSFER CONTROLLER. ALL REGISTERS INITIALIZED. TPC SET EQUAL TO WAITPC. |
| INITSTC | 0x30 | WRITE-ONLY ADDRESS + DATA (UPDATES BOTH STC AND ISTC). |
| 499 INITSTC_START | 0x31 | WRITE-ONLY ADDRESS + DATA (UPDATES BOTH STC AND ISTC, THEN RESTARTS TRANSFER) |
| INITCTC | 0x34 | WRITE-ONLY ADDRESS + DATA (UPDATES BOTH CTC AND ICTC). |
| INITCTC_START | 0x35 | WRITE-ONLY ADDRESS + DATA (UPDATES BOTH CTC AND ICTC, THEN RESTARTS TRANSFER) |
| WRITESTC | 0x38 | WRITE-ONLY ADDRESS + DATA (UPDATES BOTH STC, NOT ISTC). |
| WRITESTC_START | 0x39 | WRITE-ONLY ADDRESS + DATA (UPDATES BOTH STC, NOT |

9/30
FIG. 4F2

| | | | |
|-----|----------------|------|---|
| | WRITECTC | 0x3c | WRITE-ONLY ADDRESS + DATA (UPDATES ONLY CTC NOT ICTC). |
| | WRITECTC_START | 0x3d | WRITE-ONLY ADDRESS + DATA (UPDATES ONLY CTC NOT ICTC, THEN RESTARTS TRANSFER) |
| 464 | LOCKID0 | 0x50 | READ-ADDRESS. READ RETURNS 1 IF LOCKED, 0 IF NOT LOCKED (LOCK GRANTED) |
| | LOCKID1 | 0x51 | READ-ADDRESS. READ RETURNS 1 IF LOCKED, 0 IF NOT LOCKED (LOCK GRANTED) |
| | LOCKID2 | 0x52 | READ-ADDRESS. READ RETURNS 1 IF LOCKED, 0 IF NOT LOCKED (LOCK GRANTED) |
| | LOCKID3 | 0x53 | READ-ADDRESS. READ RETURNS 1 IF LOCKED, 0 IF NOT LOCKED (LOCK GRANTED) |
| | LOCKID4 | 0x54 | READ-ADDRESS. READ RETURNS 1 IF LOCKED, 0 IF NOT LOCKED (LOCK GRANTED) |
| | LOCKID5 | 0x55 | READ-ADDRESS. READ RETURNS 1 IF LOCKED, 0 IF NOT LOCKED (LOCK GRANTED) |
| | LOCKID6 | 0x56 | READ-ADDRESS. READ RETURNS 1 IF LOCKED, 0 IF NOT LOCKED (LOCK GRANTED) |
| | LOCKID7 | 0x57 | READ-ADDRESS. READ RETURNS ZERO IF LOCKED, 8 IF NOT LOCKED (LOCK GRANTED) |
| 491 | UWAIT0 | 0x60 | READ-ADDRESS. IF SPECIFIED SEMAPHORE IS ZERO, RETURNS 0 FOR THE READ. IF SPECIFIED SEMAPHORE IS NON-ZERO, RETURN VALUE AND DECREMENT SEMAPHORE. |
| | INCS0 | 0x60 | WRITE ADDRESS. INCREMENT SPECIFIED SEMAPHORE. |
| | UWAIT1 | 0x61 | READ-ADDRESS. IF SPECIFIED SEMAPHORE IS ZERO, RETURNS 0 FOR THE READ. IF SPECIFIED SEMAPHORE IS NON-ZERO, RETURN VALUE AND DECREMENT SEMAPHORE. |
| | INCS1 | 0x61 | WRITE ADDRESS. INCREMENT SPECIFIED SEMAPHORE. |
| | UWAIT2 | 0x62 | READ-ADDRESS. IF SPECIFIED SEMAPHORE IS ZERO, RETURNS 0 FOR THE READ. IF SPECIFIED SEMAPHORE IS NON-ZERO, RETURN VALUE AND DECREMENT SEMAPHORE. |
| | INCS2 | 0x62 | WRITE ADDRESS. INCREMENT SPECIFIED SEMAPHORE. |
| | UWAIT3 | 0x63 | READ-ADDRESS. IF SPECIFIED SEMAPHORE IS ZERO, RETURNS 0 FOR THE READ. IF SPECIFIED SEMAPHORE IS NON-ZERO, RETURN VALUE AND DECREMENT SEMAPHORE. |
| | INCS3 | 0x63 | WRITE ADDRESS. INCREMENT SPECIFIED SEMAPHORE. |
| | SWAIT0 | 0x64 | READ-ADDRESS. SEMAPHORE IS TREATED AS A SIGNED TWO-COMPLEMENT INTEGER. IF SPECIFIED SEMAPHORE IS GREATER THAN ZERO, RETURN ITS VALUE THEN DECREMENT BY 1. IF LESS THAN OR EQUAL TO ZERO, RETURN VALUE AND DO NOT DECREMENT. |
| | DECS0 | 0x64 | WRITE ADDRESS. DECREMENT SPECIFIED SEMAPHORE. |
| | SWAIT1 | 0x65 | READ-ADDRESS. SEMAPHORE IS TREATED AS A SIGNED TWO-COMPLEMENT INTEGER. IF SPECIFIED SEMAPHORE IS GREATER THAN ZERO, RETURN ITS VALUE THEN DECREMENT BY 1. IF LESS THAN OR EQUAL TO ZERO, RETURN VALUE AND DO NOT DECREMENT. |
| | DECS1 | 0x65 | WRITE ADDRESS. DECREMENT SPECIFIED SEMAPHORE. |

FIG. 4F3

| | | |
|---------|-------|---|
| SWAITS2 | 0x66 | READ-ADDRESS. SEMAPHORE IS TREATED AS A SIGNED TWO-COMPLEMENT INTEGER. IF SPECIFIED SEMAPHORE IS GREATER THAN ZERO, RETURN ITS VALUE THEN DECREMENT BY 1. IF LESS THAN OR EQUAL TO ZERO, RETURN VALUE AND DO NOT DECREMENT. |
| DECS2 | 0x66 | WRITE ADDRESS. DECREMENT SPECIFIED SEMAPHORE. |
| SWAITS3 | 0x67 | READ-ADDRESS. SEMAPHORE IS TREATED AS A SIGNED TWO-COMPLEMENT INTEGER. IF SPECIFIED SEMAPHORE IS GREATER THAN ZERO, RETURN ITS VALUE THEN DECREMENT BY 1. IF LESS THAN OR EQUAL TO ZERO, RETURN VALUE AND DO NOT DECREMENT. |
| DECS3 | 0x67 | WRITE ADDRESS. DECREMENT SPECIFIED SEMAPHORE. |
| CLEAR0 | 0x68 | READ ADDRESS. READ CAUSES CLEAR OF SPECIFIED SEMAPHORE. RETURNS VALUE PRIOR TO CLEARING. |
| SETS0 | 0x68 | WRITE ADDRESS. WRITE CAUSES SET OF SPECIFIED SEMAPHORE TO A VALUE OF 1. |
| CLEAR1 | 0x69 | READ ADDRESS. READ CAUSES CLEAR OF SPECIFIED SEMAPHORE. RETURNS VALUE PRIOR TO CLEARING. |
| SETS1 | 0x69 | WRITE ADDRESS. WRITE CAUSES SET OF SPECIFIED SEMAPHORE TO A VALUE OF 1. |
| CLEAR2 | 0x6a | READ ADDRESS. READ CAUSES CLEAR OF SPECIFIED SEMAPHORE. RETURNS VALUE PRIOR TO CLEARING. |
| SETS2 | 0x6a | WRITE ADDRESS. WRITE CAUSES SET OF SPECIFIED SEMAPHORE TO A VALUE OF 1. |
| CLEAR3 | 0x6b | READ ADDRESS. READ CAUSES CLEAR OF SPECIFIED SEMAPHORE. RETURNS VALUE PRIOR TO CLEARING. |
| SETS3 | 0x6b | WRITE ADDRESS. WRITE CAUSES SET OF SPECIFIED SEMAPHORE TO A VALUE OF 1. |
| INITPC | 0x100 | WRITE-ONLY ADDRESS + DATA. VALUE IS WRITTEN TO BOTH TPC AND WAITPC AND IS INTERPRETED AS A DMA INSTRUCTION ADDRESS. |
| WAITPC | 0x104 | READ/WRITE WAITPC REGISTER. |
| TPC | 0x108 | READ/WRITE TPC REGISTER. |
| LINKPC | 0x10c | READ/WRITE ADDRESS FOR LINKPC REGISTER. |
| SEM | 0x110 | READ/WRITE SEM (S0,S1,S2,S3) REGISTER. |
| EAR0 | 0x114 | READ/WRITE ADDRESS FOR EAR0 REGISTER. |
| EAR1 | 0x118 | READ/WRITE ADDRESS FOR EAR1 REGISTER. |
| BITREV | 0x11c | READ/WRITE ADDRESS FOR "BIT-REVERSE" ADDRESS MODE REGISTER. |
| GR0 | 0x120 | READ/WRITE GENERAL REGISTER 0 |
| GR1 | 0x124 | READ/WRITE GENERAL REGISTER 1 |
| GR2 | 0x128 | READ/WRITE GENERAL REGISTER 2 |
| GR3 | 0x12c | READ/WRITE GENERAL REGISTER 3 |
| PETABLE | 0x130 | READ/WRITE ADDRESS PE ID TRANSLATION TABLE |
| ITCNT | 0x134 | READ/WRITE ADDRESS FOR INITIAL TRANSFER COUNT REGISTER (CONTAINS BOTH ISTC AND ICTC). |

FIG. 4F4

| | | |
|--------|-------|---|
| TCNT | 0x138 | READ/WRITE ADDRESS FOR CURRENT TRANSFER COUNT REGISTER (CONTAINS BOTH STC AND CTC). |
| LOCK | 0x13c | READ-ONLY ADDRESS FOR RETURNING CURRENT OWNER OF THE WAITPC LOCK. |
| TSR | 0x140 | READ-ONLY. TRANSFER CONTROLLER STATUS REGISTER. |
| EXTSIG | 0x150 | READ/WRITE EXTERNAL SIGNAL SELECT AND ENABLE REGISTER. |

FIG. 5A




FIG. 6




FIG. 7




FIG. 8A




FIG. 8B

875

tsi.block tc=200, addr=0x00010000;

TRANSFER-SYSTEM-INBOUND. STU RECEIVES THIS INSTRUCTION AND LOADS PARAMETERS. TRANSFER FROM SYSTEM DATA BUS TO INBOUND DATA QUEUE (IDQ). TRANSFER COUNT IS 200 UNITS, SYSTEM DATA BUS ADDRESS IS 0x00010000;

tci.block.x tc=200, addr=0x0010;

TRANSFER-CORE-INBOUND INSTRUCTION. CTU RECEIVES THIS INSTRUCTION AND LOADS PARAMETERS. TRANSFER FROM INPUT DATA QUEUE TO THE DMA BUS USING BLOCK ADDRESS MODE (SEQUENTIAL ADDRESSES). TRANSFER COUNT IS 100 UNITS AND STARTING DMA BUS ADDRESS IS 0x0010. THE '.X' EXTENSION CAUSES THE "EXECUTE" BIT TO BE SET SO THAT BOTH THE STU AND CTU ARE STARTED IMMEDIATELY AFTER LOADING THIS INSTRUCTION.

FIG. 8C

885

tsi.block tc=200, addr=0x00010000;

TRANSFER-SYSTEM-INBOUND. STU RECEIVES THIS INSTRUCTION AND LOADS PARAMETERS. TRANSFER FROM SYSTEM DATA BUS TO INBOUND DATA QUEUE (IDQ). TRANSFER COUNT IS 200 UNITS, SYSTEM DATA BUS ADDRESS IS 0x00010000;

tci.block tc=200, addr=0x0010;

TRANSFER-CORE-INBOUND INSTRUCTION. CTU RECEIVES THIS INSTRUCTION AND LOADS PARAMETERS. TRANSFER FROM INPUT DATA QUEUE TO THE DMA BUS USING BLOCK ADDRESS MODE (SEQUENTIAL ADDRESSES). TRANSFER COUNT IS 100 UNITS AND STARTING DMA BUS ADDRESS IS 0x0010. SINCE THERE IS NO "x" EXTENSION, THE TRANSFER DOES NOT BEGIN IMMEDIATELY.

WAIT;

WAIT UNTIL HOST PROCESSOR PERFORMS A RESTART ACTION.

FIG. 9A




FIG. 9B

FIG. 9D

988

| | |
|--|--|
| tso.block tc =200, addr=0x00010000; | TRANSFER-SYSTEM-INBOUND. STU RECEIVES THIS INSTRUCTION AND LOADS PARAMETERS. TRANSFER FROM 000 TO SYSTEM DATA BUS. TRANSFER COUNT IS 200 UNITS, SYSTEM DATA BUS ADDRESS IS 0x00010000; |
| tso.block.x tc =50, addr=0x00000310; | TRANSFER-CORE-OUTBOUND INSTRUCTION. TRANSFER 50 DATA ELEMENTS, FROM SPECIFIED LOCAL MEMORY ADDRESS IN BLOCK ADDRESSING MODE. START TRANSFER IMMEDIATELY. |
| tso.block.x tc=50, addr=0x00200400; | TRANSFER-CORE-OUTBOUND INSTRUCTION. TRANSFER 50 DATA ELEMENTS, FROM SPECIFIED LOCAL MEMORY ADDRESS IN BLOCK ADDRESSING MODE. START TRANSFER IMMEDIATELY. |
| tso.stride.x tc=50, addr=0x00210200, sride=16, hold=10; | TRANSFER-CORE-OUTBOUND INSTRUCTION. TRANSFER 50 DATA ELEMENTS, FROM SPECIFIED LOCAL MEMORY ADDRESS IN STRIDE ADDRESSING MODE. START TRANSFER IMMEDIATELY. |
| tso.circ.x tc=50, addr=0x00230600, bufinit=0, bufsize=128; | TRANSFER-CORE-OUTBOUND INSTRUCTION. TRANSFER 50 DATA ELEMENTS, FROM SPECIFIED LOCAL MEMORY ADDRESS IN CIRCULAR ADDRESSING MODE. START TRANSFER IMMEDIATELY. |
| wait; | WAIT HERE AFTER TRANSFERS. |

FIG. 9E

989

| | |
|--|---|
| tso.block tc =200, addr=0x00010000; | TRANSFER-CORE-OUTBOUND. CTU RECEIVES THIS INSTRUCTION AND LOADS PARAMETERS. TRANSFER FROM DMA BUS TO ODQ. TRANSFER COUNT IS 200 UNITS, DMA BUS ADDRESS IS 0x00010000; |
| tso.block.x tc =50, addr=0x00000310; | TRANSFER-SYSTEM-OUTBOUND INSTRUCTION. TRANSFER 50 DATA ELEMENTS, FROM ODQ TO SPECIFIED SDB ADDRESS IN BLOCK ADDRESSING MODE. START TRANSFER IMMEDIATELY. |
| tso.block.x tc=50, addr=0x00200400; | TRANSFER-SYSTEM-OUTBOUND INSTRUCTION. TRANSFER 50 DATA ELEMENTS, FROM ODQ TO SPECIFIED SDB ADDRESS IN BLOCK ADDRESSING MODE. START TRANSFER IMMEDIATELY. |
| tso.stride.x tc=50, addr=0x00210200, sride=16, hold=10; | TRANSFER-SYSTEM-OUTBOUND INSTRUCTION. TRANSFER 50 DATA ELEMENTS, FROM ODQ TO SPECIFIED SDB ADDRESS IN STRIDE ADDRESSING MODE. START TRANSFER IMMEDIATELY. |
| tso.circ.x tc=50, addr=0x00230600, bufinit=0, bufsize=128; | TRANSFER-SYSTEM-OUTBOUND INSTRUCTION. TRANSFER 50 DATA ELEMENTS, FROM ODQ TO SPECIFIED SDB ADDRESS IN CIRCULAR ADDRESSING MODE. START TRANSFER IMMEDIATELY. |
| wait; | WAIT HERE AFTER TRANSFERS. |

| | | | | | | | | | | | | | | | | | | | | | | | |
|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|------------------|----------|------------------|----------|------------------|----------|------------------|---|--|
| 3 | 3 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| RESERVED | | | | | | | | | | | | | | S3 SigEn | S3 ExtSig Select | S2 SigEn | S2 ExtSig Select | S1 SigEn | S1 ExtSig Select | S0 SigEn | S0 ExtSig Select | | |
| THE EXTERNAL SIGNAL REGISTER ALLOWS THE SELECTION OF 1 OUT OF N EXTERNAL INPUT SIGNALS WHICH, WHEN ASSERTED FOR ONE CLOCK-CYCLE, WILL CAUSE THE CORRESPONDING SEMAPHORE TO BE INCREMENTED BY 1. THE ABOVE REGISTER ALLOWS FOR UP TO 8 EXTERNAL SIGNALS, ONE OF WHICH CAN BE ROUTED AS A SIGNAL INPUT TO EACH SEMAPHORE REGISTER. | | | | | | | | | | | | | | | | | | | | | | | |
| S0 ExtSig Select | | | | | | | | | | | | | | S0 EXTERNAL SIGNAL SELECT. SPECIFIES WHICH OF 8 EXTERNAL INPUT SIGNALS WILL GENERATE A SIGNAL TO UPDATE SEMAPHORE REGISTER. (SEE TABLE BELOW) | | | | | | | | | |
| S0 SigEn | | | | | | | | | | | | | | S0 EXTERNAL SIGNAL ENABLE. 0 = DISABLED. EXTERNAL SIGNAL HAS NO EFFECT ON SEMAPHORE. 1 = ENABLED. WHEN EXTERNAL SIGNAL SPECIFIED BY S0 ExtSig Select IS ASSERTED HIGH FOR 1 CLOCK PERIOD, SEMAPHORE REGISTER S0 IN INCREMENTED. | | | | | | | | | |
| S1 ExtSig Select | | | | | | | | | | | | | | S1 EXTERNAL SIGNAL SELECT. SPECIFIES WHICH OF 8 EXTERNAL INPUT SIGNALS WILL GENERATE A SIGNAL TO UPDATE SEMAPHORE REGISTER. (SEE TABLE BELOW) | | | | | | | | | |
| S1 SigEn | | | | | | | | | | | | | | S1 EXTERNAL SIGNAL ENABLE. 0 = DISABLED. EXTERNAL SIGNAL HAS NO EFFECT ON SEMAPHORE. 1 = ENABLED. WHEN EXTERNAL SIGNAL SPECIFIED BY S1 ExtSig Select IS ASSERTED HIGH FOR 1 CLOCK PERIOD, SEMAPHORE REGISTER S1 IN INCREMENTED. | | | | | | | | | |
| S2 ExtSig Select | | | | | | | | | | | | | | S2 EXTERNAL SIGNAL SELECT. SPECIFIES WHICH OF 8 EXTERNAL INPUT SIGNALS WILL GENERATE A SIGNAL TO UPDATE SEMAPHORE REGISTER. (SEE TABLE BELOW) | | | | | | | | | |
| S2 SigEn | | | | | | | | | | | | | | S2 EXTERNAL SIGNAL ENABLE. 0 = DISABLED. EXTERNAL SIGNAL HAS NO EFFECT ON SEMAPHORE. 1 = ENABLED. WHEN EXTERNAL SIGNAL SPECIFIED BY S2 ExtSig Select IS ASSERTED HIGH FOR 1 CLOCK PERIOD, SEMAPHORE REGISTER S2 IN INCREMENTED. | | | | | | | | | |
| S3 ExtSig Select | | | | | | | | | | | | | | S3 EXTERNAL SIGNAL SELECT. SPECIFIES WHICH OF 8 EXTERNAL INPUT SIGNALS WILL GENERATE A SIGNAL TO UPDATE SEMAPHORE REGISTER. (SEE TABLE BELOW) | | | | | | | | | |
| S3 SigEn | | | | | | | | | | | | | | S3 EXTERNAL SIGNAL ENABLE. 0 = DISABLED. EXTERNAL SIGNAL HAS NO EFFECT ON SEMAPHORE. 1 = ENABLED. WHEN EXTERNAL SIGNAL SPECIFIED BY S3 ExtSig Select IS ASSERTED HIGH FOR 1 CLOCK PERIOD, SEMAPHORE REGISTER S3 IN INCREMENTED. | | | | | | | | | |

FIG. 9H1

- 992

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|--------|---|--------|---------|--------|-------------|--------|-------------|--------|------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| 3 1 | 3 0 | 2 9 | 2 8 | 2 7 | 2 6 | 2 5 | 2 4 | 2 3 | 2 2 | 2 1 | 2 0 | 1 9 | 1 8 | 1 7 | 1 6 | 1 5 | 1 4 | 1 3 | 1 2 | 1 1 | 1 0 | 0 9 | 0 8 | 0 7 | 0 6 | 0 5 | 0 4 | 0 3 | 0 2 | 0 1 | 0 0 |
| SIGNAL Opcode | | | | Sig mod | | Cond Sem ID | | Cond Sem Op | | SCondition | | | | Rsvd | | | | Sem ID | | Sem Op | | Sig0 | | Sig1 | | Areg | | Dreg | | | |
| IMMEDIATE ADDRESS (PRESENT ONLY WHEN Smod = x10, x11) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| IMMEDIATE DATA (PRESENT ONLY WHEN Smod = x01, x11) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| THE SIGNAL INSTRUCTION PROVIDES A MEANS FOR UPDATING A SEMAPHORE, ASSERTING INTERRUPT SIGNALS AND/OR SENDING A MESSAGE ON THE SCB SYNCHRONOUS WITH THE DMA INSTRUCTION STREAM. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Sogmod | | 00 = INDIRECT ADDRESS (ADDRESS IN REG 'Areg'), INDIRECT DATA (DATA IN REG 'Dreg') 01 = INDIRECT ADDRESS (ADDRESS IN REG 'Areg'), IMMEDIATE DATA (NEXT INST WORD) 10 = IMMEDIATE ADDRESS (NEXT INST WORD), INDIRECT DATA (DATA IN REG 'Dreg') 11 = IMMEDIATE ADDRESS (NEXT INST WORD), IMMEDIATE DATA (WORD FOLLOWING IMMEDIATE ADDRESS). | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Cond SemID | | SEMAPHORE ID. THIS SPECIFIES WHICH SEMAPHORE IS USED IN THE CONDITION COMPARISON. 00 = S0 01 = S1 10 = S2 11 = S3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Cond SemOp | | SPECIFIES OPERATION TO PERFORM ON THE SEMAPHORE IF CONDITION IS TRUE. 00 = NO CHANGE TO SEMAPHORE 01 = DECREMENT THE SEMAPHORE BY 1 10 = INCREMENT THE SEMAPHORE BY 1 11 = CLEAR SEMAPHORE TO ZERO | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SCondition | | CONDITION WHICH, IF TRUE, ALLOWS THE SIGNAL TO OCCUR. SAME AS WAIT CONDITIONS, AND ASSUMES A COMPARISON WITH ZERO. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Sig0 | | 1 = ASSERT INTERRUPT SIGNAL 0 HIGH FOR TWO CLOCK CYCLES, THEN LOW. 0 = DO NOT ASSERT. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Sig1 | | 1 = ASSERT INTERRUPT SIGNAL 1 HIGH FOR TWO CLOCK CYCLES, THEN LOW. 0 = DO NOT ASSERT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Areg | | WHEN Sigmod = 00 OR Sigmod = 01, SPECIFIES AN INTERNAL REGISTER (GR0-GR3) WHOSE CONTENTS SPECIFY AN ADDRESS ON THE SYSTEM CONTROL BUS TO WHICH DATA IS TO BE SENT. NOT USED IF Dreg = '1111' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

FIG. 9H2

| | |
|--------|---|
| Dreg | WHEN Sigmod = 00 OR Sigmod = 10 (INDIRECT DATA), THIS FIELD SPECIFIES THE REGISTER TO BE SENT AS DATA ON THE SYSTEM CONTROL BUS. IF THIS FIELD CONTAINS '1111', THEN NO MESSAGE IS SENT REGARDLESS OF THE VALUE OF Sigmod. THE FOLLOWING REGISTER ASSIGNMENTS INDICATE THAT SEVERAL INTERNAL REGISTERS MAY BE USED AS MESSAGE DATA, INCLUDING GRx REGISTERS, TSR (STATUS) REGISTERS, TPC REGISTER AND THE SEM (SEMAPHORE) REGISTER. |
| | 0000-GR0 |
| | 0001-GR1 |
| | 0010-GR2 |
| | 0011-GR3 |
| | 1000-TSR0 |
| | 1001-TSR1 |
| | 1010-TSR2 |
| | 1011-TSR3 |
| | 1100-TPC |
| | 1101-SEM |
| | 1111-DO NOT SEND MESSAGE |
| Sem ID | SPECIFIES A SEMAPHORE TO UPDATE WHEN SIGNAL IS PERFORMED. 00 = SEMAPHORE 0 01 = SEMAPHORE 1 10 = SEMAPHORE 2 11 = SEMAPHORE 3 |
| Sem Op | 00 = NO CHANGE TO SEMAPHORE 01 = DECREMENT THE SEMAPHORE BY 1 10 = INCREMENT THE SEMAPHORE BY 1 11 = CLEAR SEMAPHORE TO ZERO |

FIG. 9I2

| | |
|----------------|--|
| E1 Arg | SPECIFIES A REGISTER WHICH PROVIDES THE MESSAGE ADDRESS WHEN E1 EVENT OCCURS. 00-GR0 01-GR1 10-GR2 11-GR3 |
| E1Sig0 | 0 = DO NOT ASSERT INTERRUPT SIGNAL 0. 1 = ASSERT INTERRUPT SIGNAL 0 ACTIVE 1 FOR 2 CYCLES WHEN E1 EVENT OCCURS. |
| E1Sig1 | 0 = DO NOT ASSERT INTERRUPT SIGNAL 1. 1=ASSERT INTERRUPT SIGNAL 1 ACTIVE 1 FOR 2 CYCLES WHEN E1 EVENT OCCURS. |
| E0 S0-S3 Op | EACH 2-BIT FIELD SPECIFIES THE ACTION WHEN E1 EVENT OCCURS, ONE FIELD PER SEMAPHORE: 00 = NO CHANGE TO SEMAPHORE 01 = DECREMENT THE SEMAPHORE 10 = INCREMENT THE SEMAPHORE BY 1 11 = CLEAR SEMAPHORE TO ZERO |

FIG. 9J

- 994

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 3 | 3 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GRx (x=0,1,2,3,...) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| THE GENERAL (MESSAGE) REGISTERS GR0, GR1, GR2, AND GR3 ARE USED TO STORE ADDRESSES AND DATA FOR SENDING CONTROL MESSAGES TO SCB DEVICES. THEY MAY BE LOADED USING THE LIMGR INSTRUCTION, OR BY DIRECT WRITE BY AN SCB BUS MASTER. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

FIG. 10A




FIG. 10B

• 1082

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|--------|--------|--------|--------|--------|--------|--------|---|-----------|------------|----------|--------|--------|--------|--------|--------|-------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| 3 1 | 3 0 | 2 9 | 2 8 | 2 7 | 2 6 | 2 5 | 2 4 | 2 3 | 2 2 | 2 1 | 2 0 | 1 9 | 1 8 | 1 7 | 1 6 | 1 5 | 1 4 | 1 3 | 1 2 | 1 1 | 1 0 | 0 9 | 0 8 | 0 7 | 0 6 | 0 5 | 0 4 | 0 3 | 0 2 | 0 1 | 0 0 |
| WAIT Opcode | | | | | | | | Sem ID | Sem Op | SCondition | NOT USED | | | | | | Compare Val | | | | | | | | | | | | | | |
| THE WAIT INSTRUCTION CAUSES INSTRUCTION FETCHING TO STOP WHILE THE SPECIFIED WAIT CONDITION IS TRUE. THE WAIT CONDITION IS SPECIFIED BY THE RELATIONSHIP BETWEEN A SPECIFIED SEMAPHORE (S0, S1, S2 OR S3), AND AN 8-BIT IMMEDIATE VALUE SPECIFIED IN THE INSTRUCTION. THE IMMEDIATE VALUE IS SUBTRACTED FROM THE SEMAPHORE AND THE FLAGS ARE SET TO ESTABLISH THEIR RELATIONSHIP. THE CONDITIONS ALLOW THE VALUES TO BE INTERPRETED AS EITHER SIGNED OR UNSIGNED NUMBERS. WHEN THE CONDITION SPECIFIED IS (OR BECOMES) FALSE, THE SPECIFIED SEMAPHORE IS UPDATED ACCORDING TO THE UPDATE CONTROL FIELD (BITS [21:20]). | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SemID | | | | | | | | SEMAPHORE ID. THIS SPECIFIES WHICH SEMAPHORE IS USED IN THE CONDITION COMPARISON. 00 = S0 01 = S1 10 = S2 11 = S3 | | | | | | | | | | | | | | | | | | | | | | | |
| SCondition | | | | | | | | SEMAPHORE CONDITION. 0000 = ALWAYS (WAIT UNTIL EXPLICIT COMMAND CAUSES A PROCESSING STATE CHANGE) 0001 = EQUAL 0010 = NOT EQUAL 0011 = HIGHER THAN 0100 = HIGHER THAN OR EQUAL 0101 = LOWER THAN 0110 = LOWER THAN OR EQUAL 0111 = CTUeot 1000 = STUeot 1001 = !ICTUeot (CTC NOT ZERO) 1010 = !ISTUeot (STC NOT ZERO) 1011 = GREATER THAN OR EQUAL 1100 = GREATER THAN 1101 = LESS THAN OR EQUAL 1110 = LESS THAN 1111 = RESERVED | | | | | | | | | | | | | | | | | | | | | | | |
| SemOp | | | | | | | | 00 = NO CHANGE TO SEMAPHORE WHEN WAIT CONDITION IS/BECOMES FALSE 01 = DECREMENT SEMAPHORE BY 1 WHEN WAIT CONDITION IS/BECOMES FALSE 10 = INCREMENT SEMAPHORE BY 1 WHEN THE WAIT CONDITION IS/BECOMES FALSE 11 = CLEAR TO ZERO WHEN THE WAIT CONDITION IS/BECOMES FALSE | | | | | | | | | | | | | | | | | | | | | | | |
| Compare Val | | | | | | | | IMMEDIATE 8-BIT VALUE WHICH IS SUBTRACTED FROM THE SPECIFIED SEMAPHORE VALUE TO OBTAIN THE COMPARISON CONDITIONS. | | | | | | | | | | | | | | | | | | | | | | | |

FIG. 10C

1083

SYSTEM BUFFER IS 1K WORDS, SPLIT INTO 4 256 WORD BUFFERS. THE PRODUCER TASK IS GENERATING DATA INTO THESE BUFFERS IN A CIRCULAR FASHION. THE CONSUMER TASK (ON THE DSP) HAS ONLY A 256 WORD BUFFER, SPLIT INTO 4x64 WORD BLOCKS. EVERY TIME THE PRODUCER TASK FINISHES FILLING A BUFFER IT SIGNALS SEMAPHORE S1 BY WRITING TO THE APPROPRIATE COMMAND ADDRESS ON THE SCB. THE LIMEAR INSTRUCTION HAS CONFIGURED THE TRANSFER CONTROLLER TO RESTART THE STU ANYTIME IT IS IDLE AND S1 IS NON-ZERO, SINCE THE CTU HAS A NON-ZERO TRANSFER COUNT, IT ENTERS THE TRANSFER STATE AND 64 WORDS OF DATA ARE MOVED TO THE CONSUMER TASK BUFFER (THE MINIMUM OF 256 AND 64).

| | |
|---|---|
| linear STUrestart=s1, CTUrestart=s0, E0=STUeot, A0=assert(0), E1=CTUeot, A1=(msgaddr=mbx1, msdata=GR0), | LIMEAR instruction: IF S1 NOT ZERO AT STU EOT THEN DECREMENT S1 AND RESTART STU. IF S0 NOT ZERO AT CTU EOT THEN DECREMENT S0 AND RESTART CTU. AT STU EOT ASSERT SIGNAL 0. AT CTU EOT SEND CONTENTS OF GR0 TO SCB ADDRESS "mbx1". |
| tsi.circular tc = 256, addr = 0x12000000 bufinit = 0, bufsize = 1024; | LOAD STU FOR INBOUND TRANSFER OF 256 WORDS WITHIN A CIRCULAR BUFFER OF 1K WORDS. |
| tsi.circular tc = 64, addr = 0x00200300, bufinit = 0, bufsize = 256; | LOAD CTU FOR INBOUND TRANSFER OF 64 WORDS WITHIN A CIRCULAR BUFFER OF 256 WORDS. |
| wait; | WAIT UNTIL A PROCESSOR WRITES A RESUME COMMAND. |